A new clocked X-Y flip-flop is defined with two inputs, X and Y is addition to the clock input. The flip flop functions as follows:
If , the flip flop changes stage with each clock pulse
If , the flip flop state Q becomes 1 with the next clock pulse
If , the flip flop state Q becomes 0 with the next clock pulse
If , no change of state occurs with the clock pulse
It is desired to convert a J-K flip flop into the X-Y flip flop by adding some external gates, if necessary.
Truth table for the X-Y flip flop
Excitation table for the X-Y flip flop
Implement X-Y flip flop using a J-K flip flop.
Implement X-Y flip flop using a J-K flip flop.
Sign in to see the solution
Log in to view the explanation, track your attempts, and keep your progress.
Sign in to UnlockBrowse Practice Questions by Chapters / Topics in Browse Practice Questions by Chapters / Topics in GATE Electronics and Communications
Total Questions
Attempted
% Attempted
Correct
% Correct
| Topic | Questions | Attempted | Correct | |
|---|---|---|---|---|
| Network Analysis | 273 | 0 | 0 | |
| Electronic Devices | 224 | 0 | 0 | |
| Analog Electronics | 395 | 0 | 0 | |
| Digital Electronics | 352 | 0 | 0 | |
| Signals and Systems | 263 | 0 | 0 | |
| Control Systems | 264 | 0 | 0 | |
| Communication System | 340 | 0 | 0 | |
| EMFT - ECE | 273 | 0 | 0 | |
| Engineering Mathematics | 280 | 0 | 0 | |
| General Aptitude | 240 | 0 | 0 |