Login to track your progress, bookmark questions, and view history.
Practice over 1000+ GATE-level questions from this topic!
Designed to match the latest GATE pattern with topic-wise precision, difficulty tagging, and detailed solutions.
Q#1
Sequential Circuits
GATE EC 2025
MCQ
+2 marks
-0.66 marks
A positive-edge-triggered sequential circuit is shown below. There are no timing violations in the circuit. Input 
is set to logic ' 0 ' and 
is set to logic ' 1 ' at all times. The timing diagram of the inputs 
and 
are also shown below.
The sequence of output 
from time 
to 
is ________.
1011
0100
0010
1101
Explanation Locked!
Unlock this branch to view the explanation, track, bookmark and more.
Sign in to Unlock
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Browse Practice Questions by Chapters / Topics in Browse Practice Questions by Chapters / Topics in GATE Electronics and Communications
Total Questions
Attempted
% Attempted
Correct
% Correct
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Login to track your progress, bookmark questions, and view history.