Login to track your progress, bookmark questions, and view history.
Practice over 1000+ GATE-level questions from this topic!
Designed to match the latest GATE pattern with topic-wise precision, difficulty tagging, and detailed solutions.
Q#1
Microprocessor
GATE EC 2007
MCQ
+2 marks
-0.66 marks
An 8255 chip is interfaced to an 8085 microprocessor system as an I/O mapped I/O as shown in the figure. The address lines 
and 
of the 8085 are used by the 8255 chip to decode internally its three ports and the Control register. The address lines. 
to 
as well as
signal are used for address decoding. The range of addresses for which the 8255 chip would get selected is
F8H – FBH
F8H – FCH
F8H – FFH
FOH –F7H
Explanation Locked!
Unlock this branch to view the explanation, track, bookmark and more.
Sign in to Unlock
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Browse Practice Questions by Chapters / Topics in Browse Practice Questions by Chapters / Topics in GATE Electronics and Communications
Total Questions
Attempted
% Attempted
Correct
% Correct
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Login to track your progress, bookmark questions, and view history.