Login to track your progress, bookmark questions, and view history.
Practice over 1000+ GATE-level questions from this topic!
Designed to match the latest GATE pattern with topic-wise precision, difficulty tagging, and detailed solutions.
Q#1
PN Junction Theory
GATE EC 2009
MCQ
+2 marks
-0.66 marks
Consider a silicon p-n junction at room temperature having the following parameters:
Doping on the n-side 
Depletion width on the n-side 
Depletion width on the p-side 
Intrinsic carrier concentration 
Thermal voltage = 26 mV
Permittivity of free space 
Dielectric constant of silicon = 12
The built-in-potential of the junction
Is 0.70 V
Is 0.76 V
Is 0.82 V
Cannot be estimated from the data given
Explanation Locked!
Unlock this branch to view the explanation, track, bookmark and more.
Sign in to Unlock
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Browse Practice Questions by Chapters / Topics in Browse Practice Questions by Chapters / Topics in GATE Electronics and Communications
Total Questions
Attempted
% Attempted
Correct
% Correct
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Login to track your progress, bookmark questions, and view history.