Login to track your progress, bookmark questions, and view history.
Practice over 1000+ GATE-level questions from this topic!
Designed to match the latest GATE pattern with topic-wise precision, difficulty tagging, and detailed solutions.
Q#1
Logic Family
GATE EC 2022
MCQ
+1 mark
-0.33 marks
Select the correct statement(s) regarding CMOS implementation of NOT gates.
Noise Margin High 
is always equal to the Noise Margin Low 
, irrespective of the sizing of transistors
Dynamic power consumption during switching is zero.
For a logical high input under steady state, the nMOSFET is in the linear regime of operation.
Mobility of electrons never influences the switching speed of the NOT gate.
Explanation Locked!
Unlock this branch to view the explanation, track, bookmark and more.
Sign in to Unlock
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Browse Practice Questions by Chapters / Topics in Browse Practice Questions by Chapters / Topics in GATE Electronics and Communications
Total Questions
Attempted
% Attempted
Correct
% Correct
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Login to track your progress, bookmark questions, and view history.