Login to track your progress, bookmark questions, and view history.
Practice over 1000+ GATE-level questions from this topic!
Designed to match the latest GATE pattern with topic-wise precision, difficulty tagging, and detailed solutions.
Q#1
Sequential Circuits
GATE EC 2017
NAT
+2 marks
-0 marks
The state diagram of a finite state machine (FSM) designed to detect an overlapping sequence of three bits is shown in figure. The FSM has an input ‘In’ and an output ‘Out’. The initial state of the FSM is 
.
If the input sequence is 10101101001101, starting with the left-most bit, then the number of times will be 1 is ____
Explanation Locked!
Unlock this branch to view the explanation, track, bookmark and more.
Sign in to Unlock
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Browse Practice Questions by Chapters / Topics in Browse Practice Questions by Chapters / Topics in GATE Electronics and Communications
Total Questions
Attempted
% Attempted
Correct
% Correct
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Login to track your progress, bookmark questions, and view history.