Login to track your progress, bookmark questions, and view history.
Practice over 1000+ GATE-level questions from this topic!
Designed to match the latest GATE pattern with topic-wise precision, difficulty tagging, and detailed solutions.
Q#1
Sequential Circuits
GATE EE 1998
MCQ
+2 marks
-0.66 marks
(a) Construct the truth table for the circuit given. 
are outputs and the clock pulses are the inputs. Unused J, K inputs are assumed to be at logic 1. All flip-flops are rest at power ON.
(b) Sketch the output waveforms at
(c) What function does this circuit perform?
(a) 
(b) 
(c) MOD-5 counter
(a) 
(b) 
(c) MOD-6 counter
(a)
(b)
(c) MOD-4 counter
None
Explanation:
(a) 
Flip flop 1 and 3 are in synchronous mode, Flip flop 2 is in Asynchronous mode, Q2 Toggles whenever Q1 changes from 1 to 0. Assuming negative edge triggering.
Truth table:
(b)
(c) It is a MOD-5 counter.
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Browse Practice Questions by Chapters / Topics in Browse Practice Questions by Chapters / Topics in GATE Electrical Engineering
Total Questions
Attempted
% Attempted
Correct
% Correct
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Login to track your progress, bookmark questions, and view history.