Loading...

Loading, please wait...

ExamDost
Learning Portal

Practice over 1000+ GATE-level questions from this topic!

Designed to match the latest GATE pattern with topic-wise precision, difficulty tagging, and detailed solutions.

Q#1 Combinational Circuits GATE EE 2003 MCQ +1 mark -0.33 marks

Figure shows a 4 to 1 MUX to be used to implement the sum S of a 1-bit full adder with input bits P and Q and the carry input. Which of the following combinations of inputs to and  of the MUX will realize the sum S?

Explanation Locked!

Unlock this branch to view the explanation, track, bookmark and more.

Sign in to Unlock
Browse Practice Questions by Chapters / Topics in Browse Practice Questions by Chapters / Topics in GATE Electrical Engineering
Total Questions

Attempted

% Attempted

Correct

% Correct

Topic Questions Attempted Correct
Network Analysis 259 0 0
Signals and Systems 164 0 0
Control Systems 201 0 0
Analog Electronics 180 0 0
Digital Electronics 148 0 0
Electrical Machines 390 0 0
Power Electronics 237 0 0
Power Systems 343 0 0
EMFT EE 9 0 0
Measurement 152 0 0
Engineering Mathematics 225 0 0
General Aptitude 206 0 0