Login to track your progress, bookmark questions, and view history.
Practice over 1000+ GATE-level questions from this topic!
Designed to match the latest GATE pattern with topic-wise precision, difficulty tagging, and detailed solutions.
Q#1
Microprocessor
GATE EE 2006
MCQ
+2 marks
-0.66 marks
In an 8085 microprocessor based system, it is desired to increment the contents of memory location whose address is available in (D, E) register pair and store the result in same location. The sequence of instructions is
XCHG
INR M
XCHG
INX H
INX D
XCHG
INR M
XCHG
Explanation:
First XCHG instruction must be executed to transfer the memory address from DE register pair to HL register pair.
Then we can use INR M instruction to increase the content of memory location pointed to by HL register pair.
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Browse Practice Questions by Chapters / Topics in Browse Practice Questions by Chapters / Topics in GATE Electrical Engineering
Total Questions
Attempted
% Attempted
Correct
% Correct
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Login to track your progress, bookmark questions, and view history.