Loading...

Loading, please wait...

ExamDost Practice Questions

Practice over 1000+ GATE-level questions from this topic!

Designed to match the latest GATE pattern with topic-wise precision, difficulty tagging, and detailed solutions.

Q#1 Logic Family GATE EE 1998 MCQ +1 mark -0.33 marks

In standard TTL gates, the totem pole output stage is primarily used to

Increase the noise margin of the gate

Decrease the output switching delay

Facilitate a wired OR logic connection

Increase the output impedance of the circuit

Explanation:

In TTL standard logic, the totem pole configuration is primarily used to reduce the switching delay.

Browse Practice Questions by Chapters / Topics in Browse Practice Questions by Chapters / Topics in GATE Electrical Engineering
Total Questions

Attempted

% Attempted

Correct

% Correct

Topic Questions Attempted Correct
Network Analysis 208 0 0
Signals and Systems 21 0 0
Control Systems 18 0 0
Analog Electronics 10 0 0
Digital Electronics 138 0 0
Electrical Machines 17 0 0
Power Electronics 17 0 0
Power Systems 18 0 0
EMFT EE 8 0 0
Measurement 6 0 0
Engineering Mathematics 27 0 0
General Aptitude 104 0 0