Login to track your progress, bookmark questions, and view history.
Practice over 1000+ GATE-level questions from this topic!
Designed to match the latest GATE pattern with topic-wise precision, difficulty tagging, and detailed solutions.
Q#1
Logic Family
GATE EE 2013
MCQ
+2 marks
-0.66 marks
In the circuit shown below, Q1 has negligible collector-to-emitter saturation voltage and the diode drops negligible voltage across it under forward bias. If Vcc. is +5 V, X and Y are digital signals with 0 V as logic 0 and Vcc. as logic 1, then the Boolean expression for Z is
X Y
Explanation:
X and Y are digital signals with 0 V as logic 0 and Vcc. as logic 1
When Y=0, diode is forward biased and output Z=0
When Y=1, diode is reverse biased then for X=1, BJT turns ON and connects the output Z to ground. But for X=0, BJT is OFF and output Z is connected to Vcc.
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Browse Practice Questions by Chapters / Topics in Browse Practice Questions by Chapters / Topics in GATE Electrical Engineering
Total Questions
Attempted
% Attempted
Correct
% Correct
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Login to track your progress, bookmark questions, and view history.