Login to track your progress, bookmark questions, and view history.
Practice over 1000+ GATE-level questions from this topic!
Designed to match the latest GATE pattern with topic-wise precision, difficulty tagging, and detailed solutions.
Q#1
Combinational Circuits
GATE EE 2014
MCQ
+2 marks
-0.66 marks
Which of the following logic circuits is a realization of the function F whose Karnaugh map is shown in figure
Explanation:
The given K-Map is shown below,
All the minterms can be covered in terms of two pairs and the
Minimized Boolean expression is,
F = 
The Boolean expression for different options is,
Option A: 
Option B: 
Option C:
Option D: 
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Browse Practice Questions by Chapters / Topics in Browse Practice Questions by Chapters / Topics in GATE Electrical Engineering
Total Questions
Attempted
% Attempted
Correct
% Correct
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Login to track your progress, bookmark questions, and view history.