Loading...

Loading, please wait...

ExamDost Practice Questions

Practice over 1000+ GATE-level questions from this topic!

Designed to match the latest GATE pattern with topic-wise precision, difficulty tagging, and detailed solutions.

Q#1 Sinusoidal Steady State Analysis GATE EE 1999 MCQ +2 marks -0.66 marks

A fixed capacitor of reactance –j0.02 kΩ is connected in parallel across a series combination of a fixed inductor of reactance j0.01 kΩ and a variable resistance R. As R is varied from zero to infinity, the locus diagram of the admittance of this L-C-R circuit will be

A semi-circle of diameter j 100 and center at zero

A semi-circle of diameter j 50 and center at zero

A straight line inclined at an angle

A straight line parallel to the x-axis

Explanation:

The arrangement in the question is shown below,

65.jpg

Admittance         

When R = 0

When R = 0.01

= 50 S

When         

So the locus of Y looks like as shown below,

66.jpg

It is a semi-circle of diameter j100 and center at zero.

Browse Practice Questions by Chapters / Topics in Browse Practice Questions by Chapters / Topics in GATE Electrical Engineering
Total Questions

Attempted

% Attempted

Correct

% Correct

Topic Questions Attempted Correct
Network Analysis 208 0 0
Signals and Systems 21 0 0
Control Systems 18 0 0
Analog Electronics 10 0 0
Digital Electronics 138 0 0
Electrical Machines 17 0 0
Power Electronics 17 0 0
Power Systems 18 0 0
EMFT EE 8 0 0
Measurement 6 0 0
Engineering Mathematics 27 0 0
General Aptitude 104 0 0