Loading...

Loading, please wait...

ExamDost
Learning Portal
Prep plan My packages

Practice over 1000+ GATE-level questions from this topic!

Designed to match the latest GATE pattern with topic-wise precision, difficulty tagging, and detailed solutions.

Q#1 Data Converters GATE EE 2001 MCQ +2 marks -0.66 marks

A sample-and-hold (S/H) circuit, having a holding capacitor of 0.1nF, is used at the input of an ADC (analog-to-digital converter).  The conversion time of the ADC is 1µsec, and during this time, the capacitor should not lose more than 0.5% of the charge put across it during the sampling time.  The maximum value of the input signal to the S/H circuit is 5V.  The leakage current of the S/H circuit should be less than

2.5 mA

0.25 mA

25.0 µA

2.5 µA

Sign in to see the solution

Log in to view the explanation, track your attempts, and keep your progress.

Sign in to Unlock
Browse Practice Questions by Chapters / Topics in Browse Practice Questions by Chapters / Topics in GATE Electrical Engineering
Total Questions

Attempted

% Attempted

Correct

% Correct

Topic Questions Attempted Correct
Network Analysis 268 0 0
Signals and Systems 168 0 0
Control Systems 262 0 0
Analog Electronics 186 0 0
Digital Electronics 150 0 0
Electrical Machines 399 0 0
Power Electronics 243 0 0
Power Systems 350 0 0
EMFT EE 111 0 0
Measurement 160 0 0
Engineering Mathematics 236 0 0
General Aptitude 221 0 0