Login to track your progress, bookmark questions, and view history.
Practice over 1000+ GATE-level questions from this topic!
Designed to match the latest GATE pattern with topic-wise precision, difficulty tagging, and detailed solutions.
Q#1
Sequential Circuits
GATE EE 2013
MCQ
+2 marks
-0.66 marks
The clock frequency applied to the digital circuit shown in the figure below is 1 kHz. If the initial state of the output Q of the flip-flop is 0, then the frequency of the output waveform Q in kHz is
0.25
0.5
1
2
Explanation:
As we can see that
We know that 
So, X=1
Now, the given sequential circuit can be reduced as
This is a toggle mode i.e. 
So frequency of the output waveform Q is 
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Browse Practice Questions by Chapters / Topics in Browse Practice Questions by Chapters / Topics in GATE Electrical Engineering
Total Questions
Attempted
% Attempted
Correct
% Correct
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Login to track your progress, bookmark questions, and view history.