Login to track your progress, bookmark questions, and view history.
Practice over 1000+ GATE-level questions from this topic!
Designed to match the latest GATE pattern with topic-wise precision, difficulty tagging, and detailed solutions.
Q#1
Sinusoidal Steady State Analysis
GATE EE 2018
NAT
+2 marks
-0 marks
The voltage v(t) across the terminals a and b as shown in the figure, is a sinusoidal voltage having a frequency 
. When the inductor current i(t) is in phase with the voltage v(t), the magnitude of the impedance Z (in 
) seen between the terminals a and is _______ (up to 2 decimal places).
Explanation:
Reactance of capacitor 
Parallel combination of R & C
Total impedance 
Since current & voltage have same phase. Imaginary part of impedance should be zero
Hence, 
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Browse Practice Questions by Chapters / Topics in Browse Practice Questions by Chapters / Topics in GATE Electrical Engineering
Total Questions
Attempted
% Attempted
Correct
% Correct
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Login to track your progress, bookmark questions, and view history.